

BL35P02 DATASHEET

8-bit OTP MCU

V1.0 (2010-4-6)



Shanghai Belling Co., Ltd.




1. General Description

BL35P02 is a single-chip 8-bit micro-controller. This device integrates a HC05 8-bit CPU core, RAM, ROM, timer, programmable input/output pins and carrier synthesizer. When in standby status, system will stop oscillator and remain low power consumption. The BL35P02 is suitable for infrared remote control transmitter application.


2. Features

- 8-bit CISC core (compatible with Motorola HC05)
- 14 CMOS Bi-directional I/O pins and 1 CMOS input pin
- One 8-bit timer
- 9 keyboard interruption
- One infrared remote output, 8 kinds of carrier wave selected (1/3 duty)
- Crystal/Ceramic oscillator(325K-8MHz)
- Low power (Standby current less than 1uA@3V)
- 32*8 bits RAM (including stack)
- 2K*8 bits OTP ROM
- OTP data encrypted
- Operation Voltage:2.0-5.5V
- Package: SOP20(300mil)/SSOP20(200mil)/SOP16(150mil)

3. Pin Configuration



SOP20 (300mil)
SSOP20 (200mil)




SOP16 (150mil)



Name	In/Out	Description
OSCI	INPUT	The OSCI and OSC0 pins are the connections for the on-chip oscillator
OSCO	OUTPUT	
GND	SOURCE	Ground
VDD	SOURCE	Power
IROUT	OUTPUT	Infrared remote output
VPP/PB0	INPUT	High voltage power supply as OTP programming ; normal input, keyboard interrupt input port
PB2-PB7	I/O	Bit-programmable I/O port for Schmitt trigger input or push-pull output. Pull-up resistors are assignable by software.
PA0-PA7	I/O	Bit-programmable I/O port for Schmitt trigger input or push-pull output. Pull-up resistors are assignable by software. Keyboard interrupt input port

4. Block Diagram





5. Electrical Characteristics

5.1 Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Operating Voltage	Vdd	-0.3~6.5	V
Input Voltage	VIN	VSS-0.3 ~ Vdd+0.3	V
Operating Ambient Temperature	TA	-20 ~ 85	°C
Storage Temperature	Tstg	-65 ~ 150	°C

5.2 DC Electrical Characteristics (VDD=3.0V, GND=0V, T=25°C, unless otherwise specified)

Parameter	Symbol	PIN	Condition	Min.	Typ.	Max.	Unit
Operating Voltage	VDD			2.0	3.0	5.5	V
Output High Voltage driving current	I _{oh}	PA7~PA0 PB7~PB2 IROUT	V _{oh} =2.7V	3	5		mA
Output Low Voltage Sink current	I _{o11}	PA7~PA0 PB7~PB2	V _{o1} =0.3V	10	14		mA
	I _{o12}	IROUT	V _{o1} =0.3V	20	22		mA
Input High Voltage	V _{ih}	PA7~PA0 PB7~PB2 PB0		0.7Vdd		Vdd	V
Input Low Voltage	V _{il}	PA7~PA0 PB7~PB2 PB0		0		0.2Vdd	V
LVR Voltage	V _{LVR}		0-40°C	1.15	1.40	1.65	V
STOP Current	I _{st}	VDD	STOP Mode		0.1	1	uA
Pull-up resistor	R _p	PA7~PA0 PB7~PB2		10	25	50	Kohm

5.3 AC Electrical Characteristics (VDD=3.0V, GND=0V, T=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Oscillator Frequency	F _{osc}	325K		8M	Hz
Oscillator Start time	T _{oxov}			20	ms



6. Function Description

6.1 Instructions

See Section 7 for details on the instructions.


6.2 Address Spaces

- \$0000-\$000F: Control registers
- \$0010-\$00DF: Reserved
- \$00E0-\$00FF: RAM
- \$0100-\$17FF: Reserved
- \$1800-\$1FFF: OTP ROM

6.3 Crystal Oscillator

6.3.1 High frequency Oscillator

Simplified external crystal/ceramic oscillator circuits are shown in Figure 6.3.1.1. An external crystal or ceramic oscillation source provides 355KHz~8MHz. The load capacitor C_x which values used in the oscillator circuit design should include all stray capacitance is necessary, but frequency is more than 3.5MHz, C_x can be removed. The crystal and components should be mounted as close as possible to the pins for start-up stabilization and to minimize output distortion.



Oscillator

Frequency	Value of C_x
8MHz	0/15p
4MHz	0/15p/30p
3.64MHz	0/15p/30p

Figure 6.3.1.1

6.3.2 455KHz Oscillator

Using 455KHz crystal/ceramic oscillation is shown Figure 6.3.2.1, generally OSCI/OSCO must be connected external 200pF capacitor. Otherwise OSCO can be connected 2K Ω to 5K Ω resistor that can be used by carbon film resistor.




Figure 6.3.2.1



6.4 I/O Ports

The MCU provides 14 Bi-directional I/O pins (PA7-PA0, PB7-PB2) and 1 input pin (PB0). The individual bits in these ports are programmable as either inputs or outputs under software control by the Data Direction Registers (DDR_x). All port pins each has an associated 25K Ω pull-up resistor, which can be connected/disconnected under software control. Each Port pin is controlled by the corresponding bits in a Data Direction Register and a Data Register as shown in Figure 6.4.1,




Figure 6.4.1

The functions of the I/O pins are summarized as follows:

Read/Write	DDR _x	Function
Write	0	The I/O pins is in input mode. Data is written into the output data latch
Write	1	Data is written into the output data latch and output to the I/O pin.
Read	0	The state of the I/O pin is read.
Read	1	The I/O pin is in an output mode. The output data latch is read.

Port A is configured for use as keyboard interrupts when the KBIE bit is set in the Miscellaneous Control Register (MCR). Individual keyboard interrupt port pins are also maskable by setting corresponding bits in the Keyboard Interrupt Mask Register (KBIM). When the KBEx bit is set, the corresponding Port A pin will be configured as an input pin, regardless of the DDR setting, and a 25K Ω pull-up resistor is connected to the pin. See Section 6.7.1 for details on the keyboard interrupts.

When Port B is used input port, it has an associated 25K Ω pull-up resistor, which can be connected/disconnected under software control. As Port B is used output port, it has not an associated 25 K Ω pull-up resistor. PB2's pull-up resistor is controlled by PBP2 of MCR, PB3's pull-up resistor is controlled by PBP3 of MCR. PB4~PB7's pull-up resistors are controlled by PBP of MCR.

When OTP is programming, PB0 is used high voltage input, normally it is used input port that has no pull-up resistor, and configured for use as a keyboard interrupt when the KBEB0 is set in DDRB. See Section 6.7.1 for details on the keyboard interrupts.

6.5 Timer

The BL35P02 timer block diagram is shown in Figure 6.5.1. The timer contains a single 8-bit software programmable count-down counter with a 7-bit software selectable prescaler. The counter may be preset under software control and decrements towards zero. When the counter decrements to zero, the timer interrupt flag



(TIF bit in Timer Control Register, TCR) is set. Once timer interrupt flag is set, an interrupt is generated to the CPU only if the TIM bit in the TCR and 1-bit in the CCR are cleared. When an interrupt is recognized, after completion of the current instruction, the processor proceeds to store the appropriate registers on the stack and then fetches the timer interrupt vector from locations \$1FF6 and \$1FF7. See Section 6.7.2 for details on the timer interrupts.

The counter may be read at any time by the processor without disturbing the count. The contents of the counter become stable prior to the read portion of a cycle and do not change during the read. The timer interrupt flag remains set until cleared by the software. If a write occurs before the timer interrupt is served, the interrupt is lost. The timer interrupt flag may also be used as a scanned status bit in a non-interrupt mode of operation.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0,1,2(PR0,PR1,PR2) of TCR are programmed to choose the appropriate prescaler output which is used as the 8-bit counter clock input. The processor cannot write into or read from the prescaler; however, its contents can be cleared to all zeros by writing to the PRER bit in the TCR. This will allow for truncation-free counting.




Figure 6.5.1

6.6 Remote Control Carrier Synthesizer

The device has a built carrier synthesizer for infrared or RF remote control circuits. The carrier's duty is 1/3. The carrier synthesizer can be programmed in several different prescaler ratios by setting FC[2:0] of OTP's OPTION BIT. IROUT of the remote control carrier synthesizer output is shown in Figure 6.6.1.





Figure 6.6.1

FCAE and OUTC of MCR are programmed to control the carrier has remote code or not. Either FCAE or OUTC is clear, the carrier prescaler will be reset to make the first remote code with the carrier full. The waves of IROUT, FCAE and OUTC are shown as follows:



The carrier of IROUT is based on the system clock that is half of oscillator frequency. It is programmed in eight different prescaler ratios by setting FC[2:0] of OTP's OPTION that is shown as follows:

FC[2:0]	Prescaler Divide Ratio of System Clock	Oscillator Frequency	The Carrier Frequency of IROUT
000	6	445KHz	37.91K
001	36	4MHz	55.56K
010	50	4MHz	40.00K
011	53	4MHz	37.74K
100	56	4MHz	35.71K
101	61	4MHz	32.78K
110	64	4MHz	31.25K
111	74	4MHz	27.03K

6.7 Interrupts

The BL35P02 MCU can be interrupted by different sources including two maskable hardware interrupts Keyboard interrupt (KBI) and Timer Overflow interrupt (TMI) and one non-maskable software interrupt Software interrupt(SWI). If the interrupt mask bit (I-bit) in the Condition Code Register (CCR) is set, all maskable interrupts are disabled. Clearing the I-bit enables interrupts. The software interrupt (SWI) is an executable instruction and a non-maskable interrupt: it is execute regardless of the state of the I-bit in the CCR. If the I-bit is zero (interrupt enabled), SWI is executed after interrupts that were pending when the SWI was fetched, but before interrupts generated after the SWI was fetched. The SWI interrupt service routine address is specified by the contents of locations \$1FFC and \$1FFD




6.7.1 Keyboard Interrupt (KBI)

Keyboard interrupt function is associated with Port A pins and PB0 pin. The keyboard interrupt function is enabled by setting the keyboard interrupt enable bit KBIE (bit 7 of MCR at \$0C) and the individual enable bits KBE0-KBE7 (bits 0-7 KBIM at \$0B) and KBEB0 (bit 0 of DDRB). When the KBEx bit is set, the corresponding Port A pin will be configured as an input pin, regardless of the DDR setting, and a 25kΩ pull-up resistor is connected to the pin, as shown in Figure 6.7.1.1. When a high to low transition is sensed on the pin, a keyboard interrupt will be generated. An interrupt to the CPU will be generated if the I-bit in the CCR is cleared.

The keyboard interrupt flag should be cleared in the interrupt service routine (by writing a “1” to KBIC bit in the MCR at \$0C) after the key is debounced. Debouncing will avoid spurious false triggering.

The keyboard interrupt is negative-edge sensitive only, and the interrupt service routine is specified by the contents in \$1FF4-\$1FF5.



Notice: PB0 has on pull-up resistor

Figure 6.7.1.1

6.7.2 Timer Interrupt

The timer interrupt is generated by the 8-bit timer when a timer overflow has occurred. The interrupt enable and flag for the timer interrupt are located in the Timer Control Register (TCR).

(1) Timer Interrupt Mask (TIM). When TIM is equal to “1”, Timer interrupt is disabled. When TIM is equal to “0”, Timer interrupt is enabled.

(2) Timer Interrupt Flag (TIF). When TIF is equal to “1”, A timer interrupt (timer overflow) has occurred. When TIF is equal to “0”, A timer interrupt (timer overflow) has not occurred.

The I-bit in the CCR must be cleared in order for the timer interrupt to be processed. The interrupt will vector to the interrupt service routine at the address specified by the contents in \$1FF6-\$1FF7.

6.7.3 Interrupts Process

Interrupts cause the processor to save the register contents on the stack and to set the interrupt mask (I-bit) to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and normal processing to resume.

Unlike reset, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction is complete. The current instruction is the one already fetched and being operated on. When the current instruction is complete, the processor checks all pending hardware interrupts. If interrupts are not masked (CCR I-bit clear) the processor proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. The relative priority of all the possible sources is shown



as follows:

Interrupt	Vector Address	Priority
KBI	\$1FF4:\$1FF5	Lowest
TMI	\$1FF6:\$1FF7	
SWI	\$1FFC:\$1FFD	
RESET	\$1FFE:\$1FFF	Highest

6.8 Low Power Modes

The BL35p02 has two low-power modes. The WAIT and STOP instructions provide two modes that reduce the power required for the MCU by stopping various internal clocks and/or the on-chip oscillator.

6.8.1 STOP Mode

Execution of the STOP instruction places the MCU in its power consumption mode. In the STOP mode the internal oscillator is turned off, halting all internal processing.

When the CPU enters STOP mode the I-bit in the CCR is cleared automatically. All other registers and memory contents remain unaltered. All input/output lines remain unchanged.

The MCU can be brought out of the STOP mode only by a KBI interrupt or an externally generated reset. When exiting the STOP mode the internal oscillator will resume after a pre-defined number of internal processor clock cycles, due to oscillator stabilization.

In STOP mode the current of BL35P02 is less than 1uA.

6.8.2 WAIT Mode

The WAIT instruction places the MCU in a low-power mode, but consumes more power than the STOP mode. In the WAIT mode the internal processor clock is halted, suspending all processor and internal bus activities. Other Internal clocks remain active, permitting interrupts to be generated from the Timer. The Timer may be used to generate a periodic exit from the WAIT mode or in conjunction with the external Timer pin, on the occurrence of external events. Execution of the WAIT instruction automatically clears the I-bit in the CCR, so that the KBI interrupt, Timer interrupt or externally generated reset can “wake” the MCU. All other registers, memory, and input/output lines remain in their previous states.

In WAIT mode the current of BL35P02 is less than 100uA @3V.

6.9 Control Registers Summary

A summary of all Control Registers is shown as follows:

Register Name	Address	R/W	State on reset
PA	\$00	R/W	0000 0000
PB	\$01	R/W	0000 00-0
DDRA	\$04	R/W	0000 0000
DDRB	\$05	R/W	0000 00-0
TDR	\$08	R/W	uuuu uuuu
TCR	\$09	R/W	01-- 0100
KBIM	\$0B	R/W	0000 0000



MCR	\$0C	R/W	00-0 0000
-----	------	-----	-----------

Notice:

-: is undefined;

u: is unaffected.

PA (\$00): Port A Data Registers

.7-.0 PA[7:0]

When a Port A pin is programmed as an output the state of the corresponding data register bit determines the state of the output pin.

When a Port A pin is programmed as an input, a read of the Port A Data Register will return the logic state of the corresponding Port A pin.

DDRA(\$04): Port A Data Direction Registers

.7-.0 DDRA[7:0]

Port A pin may be programmed as an input or output by clearing or setting the corresponding bit in DDRA.

0 (clear) - Port A pin is used as an input

1 (set) - Port A pin is used as output

PB (\$02): Port B Data Registers

.7-.2, .0 PB[7:2, 0]

When a Port B pin is programmed as an output the state of the corresponding data register bit determines the state of the output pin.

When a Port B pin is programmed as an input, a read of the Port B Data Register will return the logic state of the corresponding Port B pin.

DDRB(\$05): Port B Data Direction Registers

.7-.2 DDRB[7:2]

Port B pin may be programmed as an input or output by clearing or setting the corresponding bit in DDRA.

0 (clear) - Port A pin is used as an input

1 (set) - Port A pin is used as output

.0 KBEB0 - PB0 Keyboard Interrupt Enable

KBEB0 is a keyboard Interrupt Enable bit of PB0 pin.

0 (clear) - Keyboard interrupt of PB0 pin disabled.

1 (set) - Keyboard interrupt of PB0 pin enabled. PB0 has no pull-up resistor.

TDR(\$08): Timer Data Register

The TDR is a read/write register which contains the current value of the 8-bit count-down timer counter when read. Reading this register does not disturb the counter operation.

TCR(\$09): Timer Control Register

.7 TIF - Timer Interrupt Flag

0 (clear) - The timer has not reached a count of zero.

1 (set) - The timer has reached a count of zero.

The timer interrupt flag is set when the 8-bit counter decrements to zero. This bit is cleared on reset, or by writing a "0" to the TIF bit.

.6 TIM - Timer Interrupt Mask

0 (clear) - Timer interrupt request to the CPU is not masked (enable).

1 (set) - Timer interrupt request to the CUP is masked (disable).



A reset sets this bit to one; it must then be cleared by software to enable the timer interrupt to the CPU. This timer interrupt mask only masks timer interrupt request to the CPU, and does not affect counting of the 8-bit counter or the setting of TIF.

.3 PRER – PREscaler Reset

Writing a “1” to this write-only bit will reset the prescaler to zero, which is necessary for any new counts set by writing to the Timer Data Register. This bit always reads as zero, and is not affected by reset.

.2-.0 PR[2:0]

These three bits enable the program to select the division ratio of the prescaler. On reset, these three bits are set to “100”, which corresponds to a division ratio of 16.

PR2	PR1	PR0	Divide Ration
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

KBIM(\$0B): Keyboard Interrupt Mask Register

.7-.0 KBE[7:0]

The Keyboard Interrupt Mask Register (KBIM) masks individual keyboard interrupt pins and setting of the internal pull-up resistors on Port A.

KBEi – PAi Keyboard Interrupt Enable

0 (clear) – Keyboard interrupt for PAi pin is masked. Any transitions on PAi will not set any flags.

1 (set) – Keyboard interrupt enabled for PAi. A 25K Ω internal pull-up resistor is connected.

High to low transition on PAi will cause a keyboard interrupt.

MCR(\$0C): Miscellaneous Control Register

.7 KBIE – Keyboard Interrupt Enable

0 (clear) - Keyboard interrupts master disabled.

1 (set) – keyboard interrupts master enabled.

On reset, KBIE bit is clear to “0”. KBIE and KBEi control the master enable for the keyboard interrupts.

.6 KBIC – KeyBoard Interrupt Clear

0 (clear) – Writing a “0” has no effect.

1 (set) – writing a “1” clears the keyboard interrupt latch.

On reset, KBIC bit is clear to “0”. This is a write-only bit and always read as “0”.

.5 reserved

.4 PBP – PB7:PB4 Pull-up

0 (clear) – No pull-up resistor is connected to the inputs of PB7-PB4.

1 (set) – The internal 25K Ω pull-up resistors are connected to the inputs of PB7-PB4

.3 PBP3 – PB3 Pull-up



- 0 (clear) – No pull-up resistor is connected to the inputs of PB3.
- 1 (set) – The internal 25K Ω pull-up resistor is connected to the inputs of PB3
- .2 PBP2 – PB2 Pull-up
 - 0 (clear) – No pull-up resistor is connected to the inputs of PB2.
 - 1 (set) – The internal 25K Ω pull-up resistor is connected to the inputs of PB2
- .1 OUTC
 - 0 (clear) – IROUT output logic 0
 - 1 (clear) – IROUT output logic 1
- .0 FCAE
 - 0 (clear) - IROUT output without carrier
 - 1 (set) – IROUT output with carrier

6.10 OPTION BIT

OPTION BIT (OPBIT) is a special Byte in OTP ROM and used to config some initial functions for the device. OPBIT is set when OTP is programming.

- .7 ENCR
 - 0: OTP read protection
 - 1: OTP can be read
- .6-.3 Reserved
- .2-.0 FC[2:0]

FC[2:0]	Carrier Divide Ratio	Carrier Frequency @ Oscillator frequency
000	Fsys/6	38KHz@455KHz OSC
001	Fsys/36	56KHz@4MHz OSC
010	Fsys/50	40KHz@4MHz OSC
011	Fsys/53	38KHz@4MHz OSC
100	Fsys/56	36KHz@4MHz OSC
101	Fsys/61	33KHz@4MHz OSC
110	Fsys/64	31.5KHz@4MHz OSC
111	Fsys/74	27KHz@4MHz OSC



7. Instruction Set

7.1 Addressing Modes

The addressing modes define the manner in which an instruction is to obtain the data required for its execution. There are 8 modes:

- 1) Inherent
- 2) Immediate
- 3) Direct
- 4) Extended
- 5) Indexed, no offset
- 6) Indexed, 8-bit offset
- 7) Indexed, 16-bit offset
- 8) Relative

7.1.1 Inherent Addressing Mode

In inherent addressing mode, all information required for the operation is already inherently known to the CPU, and no external operand from memory or from the program is needed. The operands, if any, are only the index register and accumulator, and are always 1-byte instructions.

7.1.2 Immediate Addressing Mode

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. This mode is used to hold a value or constant which is known at the time the program is written and which is not changed during program execution. These are 2-byte instructions, one for the opcode and one for the immediate data byte.

7.1.3 Direct Addressing Mode

The direct addressing mode is similar to the extended addressing mode except the upper byte of the operand address is assumed to be \$00. Thus, only the lower byte of the operand address needs to be included in the instruction. Direct addressing allows you to efficiently address the lowest 256 bytes in memory. This area of memory is called the direct page and includes on-chip RAM and I/O registers. Direct addressing is efficient in both memory and time. Direct addressing mode instructions are usually two bytes, one for the opcode and one for the low-order byte of the operand address.

7.1.4 Extended Addressing Mode

In the extended addressing mode, the address of the operand is contained in the two bytes following the opcode. Extended addressing references any location in the MCU memory space including I/O, RAM, ROM and EPROM. Extended addressing mode instructions are three bytes, one for the opcode and two for the address of the operand.

7.1.5 Indexed, No Offset Addressing Mode

In the indexed, no-offset addressing mode, the effective address of the instruction is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte.

7.1.6 Indexed, 8-bit Offset Addressing Mode



In the indexed, 8-bit offset addressing mode, the effective address is obtained by adding the contents of the byte following the opcode to the contents of the index register. This mode of addressing is useful for selecting the kth element in an n element table. To use this mode, the table must begin in the lowest 256 memory locations and may extend through the first 511 memory locations (IFE is the last location which the instruction may access). Indexed 8-bit offset addressing can be used for ROM, RAM, or I/O. This is a 2-byte instruction with the offset contained in the byte following the opcode. The content of the index register (X) is not changed. The offset byte supplied in the instruction is an unsigned 8-bit integer.

7.1.7 Indexed, 16-bit Offset Addressing Mode

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the 8-bit index register and the two bytes following the opcode. The content of the index register is not changed. These instructions are three bytes, one for the opcode and two for a 16-bit offset.

7.1.8 Relative Addressing Mode

The relative addressing mode is used only for branch instructions. Branch instructions, other than the branching versions of bit-manipulation instructions, generate two machine-code bytes: one for the opcode and one for the relative offset. Because it is desirable to branch in either direction, the offset byte is a signed twos-complement offset with a range of -127 to $+128$ bytes (with respect to the address of the instruction immediately following the branch instruction). If the branch condition is true, the contents of the 8-bit signed byte following the opcode (offset) are added to the contents of the program counter to form the effective branch address; otherwise, control proceeds to the instruction immediately following the branch instruction.

7.2 Instruction Type

There are 65 instructions in CPU, and can be divided into 5 types.

- 1) Register/Memory Instructions
- 2) Read/Modify-Write Instructions
- 3) Branch Instructions
- 4) Control Instructions
- 5) bit manipulate Instructions



7.3 Instruction Set

Instructions	Operating	Function	Status					Addressing Modes	Opcode	Opdata	#Cycle
			H	I	N	Z	C				
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X	Add with Carry	$A \leftarrow (A)+(M)+(C)$	*	-	*	*	*	IMM DIR EXT IX2 IX1 IX	A9 B9 C9 D9 E9 F9	ii dd hh ll ee ff	2 3 4 5 4 3
ADD #opr ADD opr ADD opr ADD opr,X ADD opr,X ADD ,X	Add without Carry	$A \leftarrow (A)+(M)$	*	-	*	*	*	IMM DIR EXT IX2 IX1 IX	AB BB CB DB EB FB	ii dd hh ll ee ff	2 3 4 5 4 3
AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X	Logical AND	$A \leftarrow (A) \wedge (M)$	-	-	*	*	-	IMM DIR EXT IX2 IX1 IX	A4 B4 C4 D4 E4 F4	ii dd hh ll ee ff	2 3 4 5 4 3
ASL opr ASLA ASLX ASL opr,X ASL ,X	Arithmetic Shift Left (Same as LSL)		-	-	*	*	*	DIR INH INH IX1 IX	38 48 58 68 78	dd	5 3 3 6 5
ASR opr ASRA ASRX ASR opr,X ASR ,X	Arithmetic Shift Right		-	-	*	*	*	DIR INH INH IX1 IX	37 47 57 67 77	dd	5 3 3 6 5
BCC rel	Branch if Carry Bit Clear	$PC \leftarrow (PC)+2+rel$? C=0	-	-	-	-	-	REL	24	rr	3



BCLR n opr	Clear Bit n	$M_n \leftarrow 0$	-	-	-	-	-	DIR(b0)	11	dd	5
								DIR(b1)	13	dd	5
								DIR(b2)	15	dd	5
								DIR(b3)	17	dd	5
								DIR(b4)	19	dd	5
								DIR(b5)	1B	dd	5
								DIR(b6)	1D	dd	5
DIR(b7)	1F	dd	5								
BCS rel	Branch if Carry Bit Set (Same as BLO)	$PC \leftarrow (PC)+2+rel ?$ $C=1$ (the same as BLO)	-	-	-	-	-	REL	25	rr	3
BEQ rel	Branch if Equal	$PC \leftarrow (PC)+2+rel ?$ $Z=1$	-	-	-	-	-	REL	27	rr	3
BHCC rel	Branch if Half Carry Bit Clear	$PC \leftarrow (PC)+2+rel ?$ $H=0$	-	-	-	-	-	REL	28	rr	3
BHCS rel	Branch if Half Carry Bit Set	$PC \leftarrow (PC)+2+rel ?$ $H=1$	-	-	-	-	-	REL	29	rr	3
BHI rel	Branch if Higher	$PC \leftarrow (PC)+2+rel ? (C \vee Z)=0$	-	-	-	-	-	REL	22	rr	3
BHS rel	Branch if Higher or Same	$PC \leftarrow (PC)+2+rel ?$ $C=0$	-	-	-	-	-	REL	24	rr	3
BIT #opr	Bit Test Accumulator with Memory Byte	$(A) \wedge (M)$	-	-	*	*	-	IMM	A5	ii	2
BIT opr								DIR	B5	dd	3
BIT opr								EXT	C5	hh	4
BIT opr,X								IX2	D5	ll	5
BIT opr,X								IX1	E5	ee	4
BIT ,X								IX	F5	ff	3
BLO rel	Branch if Lower (Same as BCS)	$PC \leftarrow (PC)+2+rel ?$ $C=1$	-	-	-	-	-	REL	25	rr	3
BLS rel	Branch if Lower or Same	$PC \leftarrow (PC)+2+rel ? (C \vee Z)=1$	-	-	-	-	-	REL	23	rr	3
BMC rel	Branch if Interrupt Mask Clear	$PC \leftarrow (PC)+2+rel ? I=0$	-	-	-	-	-	REL	2C	rr	3
BMI rel	Branch if Minus	$PC \leftarrow (PC)+2+rel ?$ $N=1$	-	-	-	-	-	REL	2B	rr	3



BMS rel	Branch if Interrupt Mask Set	$PC \leftarrow (PC)+2+rel \ ? \ I=1$	-	-	-	-	-	REL	2D	rr	3
BNE rel	Branch if Not Equal	$PC \leftarrow (PC)+2+rel \ ? \ Z=0$	-	-	-	-	-	REL	26	rr	3
BPL rel	Branch if Plus	$PC \leftarrow (PC)+2+rel \ ? \ N=0$	-	-	-	-	-	REL	2A	rr	3
BRA rel	Branch Always	$PC \leftarrow (PC)+2+rel$	-	-	-	-	-	REL	20	rr	3
BRCLR n opr rel	Branch if Bit n Clear	$PC \leftarrow (PC)+2+rel \ ? \ Mn=0$	-	-	-	-	*	DIR(b0)	01	dd	5
								DIR(b1)	03	rr	5
								DIR(b2)	05	dd	5
								DIR(b3)	07	rr	5
								DIR(b4)	09	dd	5
								DIR(b5)	0B	rr	5
								DIR(b6)	0D	dd	5
								DIR(b7)	0F	rr	5
BRN rel	Branch Never	$PC \leftarrow (PC)+2$	-	-	-	-	-	REL	21	rr	3
BRSET n opr rel	Branch if Bit n Set	$PC \leftarrow (PC)+2+rel \ ? \ Mn=1$	-	-	-	-	*	DIR(b0)	00	dd	5
								DIR(b1)	02	rr	5
								DIR(b2)	04	dd	5
								DIR(b3)	06	rr	5
								DIR(b4)	08	dd	5
								DIR(b5)	0A	rr	5
								DIR(b6)	0C	dd	5
								DIR(b7)	0E	rr	5





										dd	
										rr	
										dd	
										rr	
BSET n opr	Set Bit n	$Mn \leftarrow 1$	-	-	-	-	-	DIR(b0)	10	dd	5
								DIR(b1)	12	dd	5
								DIR(b2)	14	dd	5
								DIR(b3)	16	dd	5
								DIR(b4)	18	dd	5
								DIR(b5)	1A	dd	5
								DIR(b6)	1C	dd	5
								DIR(b7)	1E	dd	5
BSR rel	Branch to Subroutine	$PC \leftarrow (PC)+2$ push(PCL); $SP \leftarrow (SP)-1$ push(PCH); $SP \leftarrow (SP)-1$ $PC \leftarrow (PC)+rel$	-	-	-	-	-	REL	AD	rr	6
CLC	Clear Carry Bit	$C \leftarrow 0$	-	-	-	-	0	INH	98		2
CLI	Clear Interrupt Mask	$I \leftarrow 0$	-	0	-	-	-	INH	9A		2
CLR opr	Clear Byte	$M \leftarrow \$00$						DIR	3F	dd	5
CLRA		$A \leftarrow \$00$						INH	4F		3
CLR X		$X \leftarrow \$00$	-	-	0	1	-	INH	5F		3
CLR opr,X		$M \leftarrow \$00$						IX1	6F	ff	6
CLR ,X		$M \leftarrow \$00$						IX	7F		5
CMP #opr	Compare Accumulator with Memory Byte							IMM	A1	ii	2
CMP opr								DIR	B1	dd	3
CMP opr		$(A) -(M)$	-	-	*	*	*	EXT	C1	hh	4
CMP opr,X								IX2	D1	ll	5
CMP opr,X								IX1	E1	ee	4
CMP ,X								IX	F1	ff	3
										ff	
COM opr	Complement Byte (One's Complement)	$M \leftarrow \$FF-(M)$						DIR	33	dd	5
COMA		$A \leftarrow \$FF-(A)$						INH	43		3
COM X		$X \leftarrow \$FF-(X)$	-	-	*	*	1	INH	53		3
COM opr,X		$M \leftarrow \$FF-(M)$						IX1	63	ff	6
COM ,X		$M \leftarrow \$FF-(M)$						IX	73		5



CPX #opr	Compare Index Register with Memory Byte	(X) -(M)	-	-	*	*	*	IMM	A3	ii	2
CPX opr			DIR	B3	dd	3					
CPX opr			EXT	C3	hh	4					
CPX opr,X			IX2	D3	ll	5					
CPX opr,X			IX1	E3	ee	4					
CPX ,X			IX	F3	ff	3					
										ff	
DEC opr	Decrement Byte	$M \leftarrow (M) - 1$	-	-	*	*	-	DIR	3A	dd	5
DECA		$A \leftarrow (A) - 1$						INH	4A		3
DECX		$X \leftarrow (X) - 1$	-	-	*	*	-	INH	5A		3
DEC opr,X		$M \leftarrow (M) - 1$						IX1	6A	ff	6
DEC ,X		$M \leftarrow (M) - 1$						IX	7A		5
EOR #opr	EXCLUSIVE OR Accumulator with Memory Byte	$A \leftarrow (A) \oplus (M)$	-	-	*	*	-	IMM	A8	ii	2
EOR opr			DIR	B8	dd	3					
EOR opr			EXT	C8	hh	4					
EOR opr,X			IX2	D8	ll	5					
EOR opr,X			IX1	E8	ee	4					
EOR ,X			IX	F8	ff	3					
										ff	
INC opr	Increment Byte	$M \leftarrow (M) + 1$	-	-	*	*	-	DIR	3C	dd	5
INCA		$A \leftarrow (A) + 1$						INH	4C		3
INCX		$X \leftarrow (X) + 1$	-	-	*	*	-	INH	5C		3
INC opr,X		$M \leftarrow (M) + 1$						IX1	6C	ff	6
INC ,X		$M \leftarrow (M) + 1$						IX	7C		5
JMP opr	Unconditional Jump	PC ← Jump Address	-	-	-	-	-	DIR	BC	dd	2
JMP opr			EXT	CC	hh	3					
JMP opr,X			IX2	DC	ll	4					
JMP opr,X			IX1	EC	ee	3					
JMP ,X			IX	FC	ff	2					
										ff	
JSR opr	Jump to Subroutine	$PC \leftarrow (PC) + n (n=1,2, \text{ or } 3)$	-	-	-	-	-	DIR	BD	dd	5
JSR opr		EXT	CD	hh	6						
JSR opr,X		push	-	-	-	-	-	IX2	DD	ll	7
JSR opr,X		(PCL); $SP \leftarrow (SP) - 1$						IX1	ED	ee	6
JSR ,X		push(PCH); $SP \leftarrow (SP) - 1$						IX	FD	ff	5
		PC ← Effective								ff	



		Address									
LDA #opr								IMM	A6	ii	2
LDA opr	Load Accumulator with							DIR	B6	dd	3
LDA opr	Memory Byte	$A \leftarrow (M)$	-	-	*	*	-	EXT	C6	hh	4
LDA opr,X								IX2	D6	ll	5
LDA opr,X								IX1	E6	ee	4
LDA ,X								IX	F6	ff	3
										ff	
LDX #opr								IMM	AE	ii	2
LDX opr	Load Index Register with							DIR	BE	dd	3
LDX opr	Memory Byte	$X \leftarrow (M)$	-	-	*	*	-	EXT	CE	hh	4
LDX opr,X								IX2	DE	ll	5
LDX opr,X								IX1	EE	ee	4
LDX ,X								IX	FE	ff	3
										ff	
LSL opr								DIR	38	dd	5
LSLA								INH	48		3
LSLX	Logical Shift Left (Same		-	-	*	*	*	INH	58		3
LSL opr,X	as ASL)							IX1	68	ff	6
LSL ,X								IX	78		5
LSR opr								DIR	34	dd	5
LSRA								INH	44		3
LSRX	Logical Shift Right		-	-	0	*	*	INH	54		3
LSR opr,X								IX1	64	ff	6
LSR ,X								IX	74		5
MUL	Unsigned Multiply	$X:A \leftarrow (X)X(A)$	0	-	-	-	0	INH	42		1
											1
NEG opr		$M \leftarrow \neg(M)$						DIR	30	dd	5
NEGA	Negate Byte (Two's	$A \leftarrow \neg(A)$						INH	40		3
NEGX	Complement)	$X \leftarrow \neg(X)$	-	-	*	*	*	INH	50		3
NEG opr,X		$M \leftarrow \neg(M)$						IX1	60	ff	6
NEG ,X		$M \leftarrow \neg(M)$						IX	70		5
NOP	No Operation		-	-	-	-	-	INH	9D		2
ORA #opr								IMM	AA	ii	2
ORA opr	Logical OR Accumulator							DIR	BA	dd	3
ORA opr	with Memory	$A \leftarrow (A) \vee (M)$	-	-	*	*	-	EXT	CA	hh	4
ORA opr,X								IX2	DA	ll	5



ORA opr,X								IX1	EA	ee	4
ORA ,X								IX	FA	ff ff	3
ROL opr	Rotate Byte Left through Carry Bit		-	-	*	*	*	DIR	39	dd	5
ROLA								INH	49		3
ROLX								INH	59		3
ROL opr,X								IX1	69	ff	6
ROL ,X								IX	79		5
ROR opr	Rotate Byte Right through Carry Bit		-	-	*	*	*	DIR	36	dd	5
RORA								INH	46		3
RORX								INH	56		3
ROR opr,X								IX1	66	ff	6
ROR ,X								IX	76		5
RSP	Reset Stack Pointer	SP← \$00FF	-	-	-	-	-	INH	9C		2
RTI	Return from Interrupt	SP←(SP)+1; Pull(CCR) SP← (SP)+1; Pull(A) SP← (SP)+1; Pull(X) SP←(SP)+1; Pull(PCH) SP←(SP)+1; Pull(PCL)	*	*	*	*	*	INH	80		9
RTS	Return from Subroutine	SP←(SP)+1; Pull(PCH) SP←(SP)+1; Pull(PCL)	-	-	-	-	-	INH	81		6
SBC #opr	Subtract Memory Byte and Carry Bit from Accumulator	A ← (A)-(M)-(C)	-	-	*	*	*	IMM	A2	ii	2
SBC opr								DIR	B2	dd	3
SBC opr								EXT	C2	hh	4
SBC opr,X								IX2	D2	ll	5
SBC opr,X								IX1	E2	ee	4
SBC ,X								IX	F2	ff ff	3
SEC	Set Carry Bit	C ← 1	-	-	-	-	1	INH	99		2
SEI	Set Interrupt Mask	I ← 1	-	1	-	-	-	INH	9B		2
STA opr	Store Accumulator in							DIR	B7	dd	4
STA opr								EXT	C7	hh	5



STA opr,X	Memory	$M \leftarrow (A)$	-	-	*	*	-	IX2	D7	ll	6
STA opr,X			IX1	E7	ee	5					
STA ,X			IX	F7	ff	4					
STOP	Stop Oscillator and Enable IRQ Pin		-	0	-	-	-	INH	8E		2
STX opr	Store Index Register In Memory	$M \leftarrow (X)$						DIR	BF	dd	4
STX opr			EXT	CF	hh	5					
STX opr,X			IX2	DF	ll	6					
STX opr,X			IX1	EF	ee	5					
STX ,X			IX	FF	ff	4					
SUC #opr	Subtract Memory Byte from Accumulator	$A \leftarrow (A) - (M)$						IMM	A0	ii	2
SUB opr			DIR	B0	dd	3					
SUB opr			EXT	C0	hh	4					
SUB opr,X			IX2	D0	ll	5					
SUB opr,X			IX1	E0	ee	4					
SUB ,X			IX	F0	ff	3					
SWI	Software Interrupt	$PC \leftarrow (PC) + 1$; Push(PC L) $SP \leftarrow (SP) - 1$; Push(PC H) $SP \leftarrow (SP) - 1$; Push(X) $SP \leftarrow (SP) - 1$; Push(CCR) $SP \leftarrow (SP) - 1$; $I \leftarrow 1$ $PCH \leftarrow$ Interrupt Vector High Byte $PCL \leftarrow$ Interrupt Vector Low Byte	-	1	-	-	-	INH	83		10
TAX	Transfer Accumulator to Index Register	$X \leftarrow (A)$	-	-	-	-	-	INH	97		2
TST opr	Test Memory Byte for Negative or Zero	$(M) - \$00$						DIR	3D	dd	4
TSTA			INH	4D		3					
TSTX			INH	5D		3					
TST opr,X			IX1	6D	ff	5					



TST ,X								IX	7D		4
TXA	Transfer Index Register to Accumulator	A ← (X)	-	-	-	-	-	INH	9F		2
WAIT	Stop CPU Clock and Enable Interrupts		-	0	-	-	-	INH	8F		2

A Accumulator

C Carry/borrow flag

CCR Condition code register

dd Direct address of operand

dd rr Direct address of operand and relative offset of branch instruction

DIR Direct addressing mode

ee ff High and low bytes of offset in indexed, 16-bit offset addressing

EXT Extended addressing mode

ff Offset byte in indexed, 8-bit offset addressing

H Half-carry flag

hh ll High and low bytes of operand address in extended addressing

I Interrupt mask

ii Immediate operand byte

IMM Immediate addressing mode

INH Inherent addressing mode

IX Indexed, no offset addressing mode

IX1 Indexed, 8-bit offset addressing mode

IX2 Indexed, 16-bit offset addressing mode

M Memory location

N Negative flag

n Any bit — Not affected

opr Operand (one or two bytes)

PC Program counter

PCH Program counter high byte

PCL Program counter low byte

REL Relative addressing mode

rel Relative program counter offset byte

rr Relative program counter offset byte

SP Stack pointer

X Index register

Z Zero flag

Immediate value

∧ Logical AND

∨ Logical OR

⊕ Logical EXCLUSIVE OR

() Contents of

-() Negation (twos complement)

← Loaded with

? If

: Concatenated with


↔ Set or cleared

— Not affected



8. Package


SOP20 (300mil)



Symbol	Dimensions in mil			Dimensions in millimeter		
	Max.	Nom.	Min.	Max.	Nom.	Min.
A	394	-	420	10.01	-	10.67
B	290	-	300	7.37	-	7.62
C	14	-	20	0.36	-	0.51
C'	495	-	512	12.57	-	13.00
D	92	-	104	2.34	-	2.64
E	-	50	-	-	1.27	-
F	4	-	-	0.10	-	-
G	32	-	38	0.81	-	0.97
H	4	-	12	0.10	-	0.30
α	0°	-	8°	0°	-	8°




SSOP20 (200mil)



Symbol	Dimensions in mil			Dimensions in millimeter		
	Max.	Nom.	Min.	Max.	Nom.	Min.
A	299	307	315	7.60	7.80	8.00
B	201	209	217	5.10	5.30	5.50
C	11	-	15	0.29	-	0.37
C'	276	283	291	7.00	7.20	7.40
D	51	59	67	1.30	1.50	1.70
E	-	25.6	-	-	0.65	-
F	2	6	10	0.05	0.15	0.25
G	30	35	40	0.75	0.90	1.05
H	6	-	8	0.15	-	0.20
α	0°	-	8°	0°	-	8°



SOP16 (150mil)



Symbol	Dimensions in mil			Dimensions in millimeter		
	Max.	Nom.	Min.	Max.	Nom.	Min.
A	238	-	244	6.05	-	6.20
B	150	-	157	3.80	-	4.00
C	14	-	19	0.36	-	0.48
C'	386	-	398	9.80	-	10.10
D	53	-	62	1.35	-	1.57
E	-	50	-	-	1.27	-
F	4	-	-	0.10	-	-
G	22	-	32	0.56	-	0.82
H	4	-	12	0.10	-	0.30
α	0°	-	8°	0°	-	8°